The final build of my v1.1 design.
First version of a working SAP
Some individual modules being tested
Instruction Register
RAM and Memory Address Register
A & B Registers, with ALU